EAI 1000 Reference and Maintenance Manual
a Micro Processor Controlled
-Al-1O ANALOG HYBRID
| COMPUTER SYSTEMS
REFERENCE AND MAINTENANCE
_
_
;
[
L
7
i
|
;
;
;
;
.
.
.
.
!
MANUAL
EAl-Electronic Associates Pty. Limited
48 Atchison Street, St. Leonards, N.S.W., Australia 2065
Telephone: 439 7522 e Telex: 21130 « Cables: ‘Paceaus’ Sydney
P.O. Box 170, Crows Nest 2065
a
EDUCATION SYSTEMS
EAI 1000
REFERENCE MANUAL OMLY
PRINTED IN AUSTRALIA OCTOBER 1978:
WRITTEN BY EAI-ELECTRONIC ASSOCIATES PTY. LIMITED
SYDNEY, AUSTRALIA - REPRINTED JULY 1979
Melbourne Office: Suite 1, 182 Albert Road, South Melbourne, Vic. 3205 « Telephone: 699 7100
NOTICE
When ordering or enquiring about spare parts and replacement units for your
EAL-1000 Computer, we request that you use the following procedure.
1. Supply the Drawing Number and Circuit Reference which is listed in the
parts listing at the back of this manual and the model and serial number
of the computer. Without this information we cannot process your request.
2. If the item is a mechanical part or assembly which does not have the above
reference, please supply a full description and the model and serial
number of the computer.
If possible, include the purchase order or the EAI project number under
which the equipment was originally purchased.
Your co-operation in supplying the required information will speed the processing
of your requests and aid in assuring that the correct items are supplied.
It is the policy of EAI-Electronic Associates to supply equipment patterned
as closely as possible to the requirements of the individual customer. This
is accomplished, without incurring the prohibitive costs of custom design, by
substituting new components, modifying standard components, etc., wherever
necessary to expedite conformance with requirements. As a result, this instruction
manual, which has been written to cover standard equipment, may not entirely
; cover modified equipment. It is felt, however, that a technically qualified
person will find the manual a fully adequate guide in understanding, operating,
and maintaining the equipment supplied.
FAI-Electronic Associates Pty. Limited reserves the right to make changes in
design, or to make additions to or improvements in its product without imposing
any obligation upon itself to install them on products previously manufactured.
dt x
CONTENTS
Page No.
CHAPTER 1.0
isd Introduction .....--.e.- Scseveorséss% cs ne
1.2 General DeScCription ...ceesseeecccceece 1.2
CHAPTER 2.0 OPERATING PROCEDURES i
PS | Initial Set-up Procedures ....-ceceseeee 21
fue Operation InstructiOnS cccceeceeecceees 2.4
2.2.1 Keyboard
2.2.2 Mode Speed
2.2.3 Display Panel
2.2.4 Digital Control .
2.3 STAVE MOdE isc ceiver eccnnces cece er
2.4 The Trunking System ....... Pecneveowens 2.11
2.5 TrUNK BUFFEMS of Ssieiieiein BUS oc Seieic Seis oe sidiesce. 71
206 External Plotter & CRT Display .....--- 2.12
2.7 System HOId ...eeeecccccccccccccceceece = 292
2.8 Use of Value Display as DVM ....... ey 2% 2
2.9 Logic Elements ....seecsesereccececvece 2.43
CHAPTER 3.0 THE ANALOG MODULE
ot Removable Patch Panel .....--e+-- g2tica 3.1
a Integrators... sccecesecse SE ee re a5
“353 SUNINGYS 5 S.scc cic wuss sis esc eens cieaaee a<
3.4 Coefficient Potentiometers ........s-- ~ <3o
S30 Analog Switch ....-.-..eeeeee SiS Se - 3.10
3.6 Multipliers .....cceceeecerecenecenece «3.11
3.7 Comparators .....eeeeceereces eee eee 3.12
3.8 Nand Gate ..ccscccccccecessccece Se 3.12
3.9 D. FIIp Flop 28% 4.82. és SST UDG Dade 3.13
3.10 Free Function Fo eae renee 3.14
3.10.1 Log/Antilog Function Generator
3.10.2 Sin/Cos Function Generator
3.10.3 Vector Function Generator
3.10.4 Summer (Free Function)
3.10.5 Multiplier (Free Function)
Transfer Function Simulation
-12-
CONTENTS continued
CHAPTER 4.0 DIGITAL LOGIC MODULE
4.1 General Description ............... 4.1
4.2 BISCK*DVAGFAR ... 225s Peccicwwvcweeess 4.3
4.3 Operating Procedures .............. 4.3
4.3.1 Digital Control Panel
Digital Clock
Lamps
Switches
Monostables
Local/Remote Switch
Reset Bus
4.4 LOGIC ELGMeNES Hi Sik cccdive ees eee 4.7
4.4.1 NAND/AND
4.4.2 D Flip Flop
4.4.3 BCD Counter
4.4.4 Binary Counter
CHAPTER 5.0 CONSTRUCTION
5.1 Gap inet? CONSEFUCTAONS Sok c cc ce wicca 5.1
5.2 Front Panel Construction........... 2 I
S35 Interpanel Cabling ...............- Spa
CHAPTER 6.0 ANALOG MODULE
6.1 Patch Panel - Brief Description.... 6.1
6.2 Analog Function Elements .......... 6.4
.2.1 Integrators
Summers 0 - 3
Summers 4 - 5
Analog Switch
Q Potentiometers
Comparators
Flip Flops
Power Reference Buffers -
oO On DT FP WwW PY
Overload a
.10 Analog Multiplexer vs
6.3 POLENTIOMETEHD PANE cecil alee crores gee 6.18
DADA AAA AHA AH WH
. ° . . . . . . .
mm NM HY NY KH PY
rm
i a ag TO TO i i OR is a Oi TF
CONTENTS continued
6.4
CHAPTER 7.0
Tal
72
CHAPTER 8.0
8.1
8.2
CHAPTER 9.0
9.7
9.2
CHAPTER 10.0
8.208
a
Special RUNctiOns teic.. ..5.6-S55 8% 6.21
6.4.1 Free Function Summer
6.4.2 Free Function Multiplier
6.4.3 Free Function Log Module
6.4.4 Free Function Sine/Cosine Module
6.4.5 Free Function Vector Module
DISPLAY MODULE
OVENTORG! SOCTION ok cocic cece scees 3
DIGDIGV SCCUION Fe cc cece cccccvocwes tae
CONTROL MODULE
Control Module Functions .......... 8.1
Circuit Description s..s...seesiets 8.3
Power Supply
Control Board
Microprocessor Card
Keyboard
Mode Control
Trunks Multiplexer
External Trunk Buffer (Option)
8.252
8.253
8.2.4
8.2.5
8.2.6
8.2.7
DIGITAL TRAY
Functional Diagram ............ee6. 9.1
Digitad Patel Panel. os: dads ss cece 9.3
PAWS: GESEENGS 8.85 Bais cece ccevweses 10.1
Analog Card
Potentiometer Panel
Patch Panel Analog
Control Card
Control Front Panel
Display Panel
Microprocessor Card
Digital Panel Control Board
Digital Main Board
Digital Panel Patch Panel
Fo No
1000
ae |
|
wi
7a
FIGURE 1
EAI - 1000 ANALOG COMPUTER
4
daddies
a a i i i i a i TO a a a
1.1
1.1
CHAPTER 1
INTRODUCTION
Many problems encountered in scientific, engineering and educational work involve
mathematical equations or sets of equations whose solution in most cases is difficult, or
practically impossible to obtain by the classical approach to equation solution. The EAI
1000 Analog Computer provides the educationalists with a general purpose computer
which permits the rapid solution of linear or non-linear equations,
Although the analog machine is correctly termed a computer, it does not perform Its
computations by serial calculations as does the desk calculator or digital computer. In-
stead, it performs the required mathematical operations in a parallel manner on contin-
ous variables. In the EAI 1000, as in most modern analog computers, the continuous
variables are electrical voltages. The electronic analog computer makes it possible to
build an electrical model of a system, where the voltages on the computer represent the
dependent variables of the physical system. Except for a constant of proportionality, or
scale factor, each voltage will behave with time in a manner similar to the physical sys-
tem variable. Thus, if the vertical position of the centre of gravity of an automobile
oscillates with time during a disturbance, then the voltage representing the height of the
centre of gravity above the surface will also oscillate; if the temperature of the cool-
ant at the exhaust port of a condenser rises exponentially to a steady value, then so
will the voltage representing it on the computer.
It can be said that the actual system and the electrical model are analogous in that the
variables which demonstrate their characteristics are described by relations which are
mathematically equivalent. The actual system has thus been simulated because of the
similarity of operation of the electrical model and the physical system. This capability of
the analog computer is of great value in performing scientific research of engineering
design calculations because it permits an insight into the relationship between the
mathematical equations and the response of the physical system. Once the electrical
model is completed, well-controlled experiments can be performed quickly, inexpen-
sively, and with great flexibility to predict the behaviour of the primary physical system,
Although the analog computer utilizes electronic components in its operation, it is not
essential that the user has an extensive knowledge of electrical circuits. The EAI]. 1000
is basically a set of mathematical operations on direct voltages and capable of being
easily interconnected. By appropriately interconnecting these building blocks, an
electrical model is produced in which the voltages at the outputs of the blocks obey the
relations given in the mathematical description of a physical problem,
1.2
1.2
Since the area of interest is frequently in the dynamic behaviour of physical systems,
the mathematical equations are usually differential equations having time as the
independent variable. In order to solve such equations, the standard components of the
computer must perform the following operations; inversion, algebraic summation, inte-
gration with respect to time, multiplication and division, and function generation.
The sequence of steps for constructing a dynamic model on an analog computer re-
quires first a mathematical description of the physical system, usually in equation form.
From this description, the operator derives the information necessary to set up a comp-
uter program for interconnecting the computing components and determines the re-
quired initial conditions and forcing functions, The computing components are inter-
connected with wires called patch cords. The input and output terminations of the
computing components are brought out to a patch panel. The physical system is sim-
ulated or modelled on the computer by interconnecting the various computing element
patch points on the removable patch panel to correspond with the patching diagram.
The patch panel is then fitted to the computer and the initial problem parameters are set
by adjusting the coefficient potentiometers to their appropriate values,
Once the computing elements have been programmed, adjusted, and energised, the
computer Is switched into the operate mode, The voltages on the computer change
with time in accordance with the equations that govern the physical sys tem variables.
The behaviour of the computer model is viewed through an output device such as an
X-Y plotter, oscilloscope, strip-chart recorder, or digital voltmeter.
This EAl 1000 Operator's Reference and Maintenance Handbook has been prepared to
serve as a working guide to the analog programmer or computer operator. The inform-
ation contained presupposes a knowledge of the analog computer, its basic principles of
operation, and programming procedures. (Instructional information in these areas can
be obtained from "Basics of Analog Computer Programming" and Seminar Handbooks by
the EAI Education and Training Group). Readers interested in more detailed circuit
information are referred to the Maintenance section of the manual.
GENERAL DESCRIPTION
The EAI 1000 (Figure 1) is a microprocessor controlled general purpose analog computer
composed of solid-state computing components. The EAI 1000 is compact in size and
is able to operate with stability and precision in a normal office or classroom environ-
ment. Reliable, with simplicity in functional design, the EAI 1000 is easy to use and can
be a powerful aid to the individual engineer or student in the rapid solution of scientific
and engineering problems.
gO
kb J ._) b }
wt
ig Oa a
\
t
1.3
The EAI 1000 is constructed with a modular housing system of two (2) sizes. These
modules are fitted together and interconnections between trays are made with standard
flat strip cables,
The models included in the basic system are:
Analog Module Containing analog and digital computer elements. Up to three (3)
analog modules may be accommodated in any one system.
Display Module Containing all necessary displays for value readout, function add-
ressing and overload.
Control Module Containing power supplies, microprocessor control system multiplex-
er, mode control and keyboard. The control module can support up
to three (3) analog modules,
Expansion Modules are:
Analog Modules As previously described. Two expansion trays can be added to a ba~
sic system.
Digital Module Containing additional digital computing elements plus facilities for
hybridisation. One digital tray can be fitted to a basic system.
Expansion Elements are:
Summer Module
Sin/Cosine Module
Log/Antilog Module
Vector Module
Multiplier Module
Function Relay Module )
Buffer amplifier - Housed in the control modules. Six amplifiers are provided with patch
These elements are optional items housed in any
analog tray
— — —|— —-
selectable gain values of %, unity and 2.
The EAI 1000 utilizes a building block concept, in which individual computing compon-
ents may be easily interconnected to solve the required equations by forming electronic
modules analogous to the system under study. Each building block, either individually
or in combination with others, is capable of performing one or more mathematical
operations. The computing components in the EAI 1000 are housed on P.C. cards be-
hind removable patch panels.
1.4
The analog module, comprising a removable patch panel, potentiometer panel and ana-
log component card contains:
4 Integrators
6 Summers (including 2 Summer/Stores)
2 Multipliers
2 Comparators
2 Analog Switches
10 Grounded Potentiometers
2 Ungrounded Potentiometers
2 Free Function Positions
2 Dual Input AND/NAND Gates
2 D Flip-Flops
24 Universal Trunk Lines
1 Free Diode
The Potentiometer or coefficient panel is mounted to the right-hand side of the analog
removable patch panel. This unit couples ten (10) grounded potentiometers to the ana-
| log panel.
| The digital module, comprising a digital removable patch panel, digital control panel and
digital component card contains:
6 Dual Input and Gates
4 Triple Input NAND Gates
4 D Flip Flops
2 4-Stage Binary Counter
2 4-Stage BCD Counter
2 Variable Monostables
8 Logic Switches
8 Logic Lamps
24 Universal Trunks
2 Clocks, one fixed frequency, one variable frequency
1 Provision for Hybridisation.
The digital contro! panel mounted on the right-hand side of the digital removable patch
panel provides control of the digital clock, set and reset lines.
been!
I a fa Tc IN a Os OR sO
1.5
The Computing components are interconnected by placing cords between the appro-
priate input and output terminations, The interconnection of components which are
located on different panels should be made by patching the output of one component to
one of the universal trunks on the same panel and patching of the other component to .
the trunk having the same number on the other panel, This patching approach will
avoid difficulties when mounting or removing patch panels,
The EA! 1000 is completely tested and calibrated at the time of manufacture and is
shipped with all components in place. After performing the preliminary check-out proc-
edure outlined next, the computer is ready for operation.
It should be noted that the low voltage levels used in the EAI 1000 eliminate any shock
hazard to the operator when patching components with the computer turned on. Curr-
ent-limiting circuits protect the reference supplies and amplifier outputs from damage
during short-term overloading if they are inadvertently patched to ground or to each
other.
ANALOG PATCH PANEL
ES
eeEO2xXun
€o 20 70 #0 #0 2
Oe Who -0 +.
30 f° | i (030 0)
How itne) rc G)
30 -O© 20 #0
-0 -O 20
ape Jere °)
“0. #0 | bel den
| ° -O 320
: 20 20 gees >
my 70
“oO 2:0 290 Q..
|:
-O -O 20
O©
6,0
°°
our
0,0
(‘OlGHS 0)(030 0)
30 |[-O 20 * -O :O0 20
. ;
70}-0 -O 20)}(-O -O 26
(o -0 ~0 -O +0 0)
envranweyrn
1°)
eFeDZzxen
<< 10 20 *O 20 20
20
a
Oo life
°o
°
S E
“O) “oO
(
O jk
0,0
1
Of
To)
¢
SJ,
(O-0.8 2)
(60 0.0 0)
- QcLease
(6 6,0 0)
()
Q%
(0 6.0 6)
1.6
2.1
CHAPTER 2
OPERATING PROCEDURES
2.1 INITIAL SET UP PROCEDURES
In order to ensure that the equipment will function correctly, it is advisable that the foll-
owing initial set up procedures be followed before the equipment is switched on.
2.1.1 Rating
Check that the equipment is correctly rated for either 240V, 50Hz or 120V, 60Hz
operation. This information is displayed on the rating plate located on the back
of the CONTROL tray. Remove the transit cover for access to the rating plate.
2.1.2 Integrator Mode
Check that integrators Nos. 0 and 3 have patch plugs connecting control signals
AandA to OP and R buses respectively. Integrators 1 and 2 are connected
directly to the master mode control and therefore do not require external mode
control,
2.1.3 Integrator Feedback
Check that all integrators have the X1 capacitor connection in the Feedback
loop. A single patch plug may be used for this purpose, connecting to the in-
put/output positions indicated by '1' (the integrator has provisions for operation
at 1 and 100 volts per second respectively).
2.1.4 Summer Feedback
Check that all summers have a patch lead between output and a unity (1) input.
2.1.5 Keyboard
Check that keyboard connector is firmly and fully located and that all keys op-
erate freely.
2.1.6 Slaving Plug
Check that a slaving connector is fitted to the slaving output at the back of the
control module, If two computers are to be slaved together, then a slaving
cable should be connected between the two slaving outputs.
2.1.7 Switch ON
Switch power ON and allow 10 minutes warm-up. Note for safety reasons, the
power switch is located on the back of the unit so that no large voltages are
connected to the front panel, Depress I.C. key which selects the initiat con-
dition mode of operation.
2.1.8 Overload
If any overload indicators are illuminated, check:
(a) IC. key depressed and I.C, mode LED on keyboard illuminated,
(b) The element/module showing an overload is correctly patched,
i ig aT a a i a a i Oe ee ee
a
Correction of these points should extinguish the overload indicator. Confirm this
by redepressing the I.C. key.
2.2
2.1.9 Computer Addressing
To set the microcomputer program for correct operation, depress the
RESET key. All displays in the Function, Field, Number and Value areas
will extinguish except the decimal point (.). Depress any function key -
the selected Function LED will illuminate,
NOTE: The 'C' key and unmarked keys will cause the function display to
flash unless DCA's or a special modification is fitted, Select another
key. Depress 'O' key twice - Field O LED plus function number 0 will
illuminate. The value of the output of the selected module in machine
units will also be displayed after the function number Is entered.
2.1.10 Logic Circuits,
Connect Patch cord between L, and Sy and ly and Sa eyelets. The
logic lamps will extinguish and indicate on depression of the appropriate
logic switch.
2.1.11 Mode Control
Set mode time switch to 1 SEC. Connect A and Ly Aand | patch eye-
lets. Confirm operation according to table:
DEPRESSED KEY LAMP INDICATION
L4fA) LA
1.C. ON OFF
HLD ON ON
OP OFF ON
REP Alternating Alternating
The EAI 1000 Analog Computer is now ready for operation.
EA
® ®@
A eee FSTIREP Re pete
F/T] 7] 8] 9 /HD 4
PERIOD:
MODE CONTROLS
KEYBOARD
F1—-1000
OVERLOAD ;
lo hh f2 1sS$0S:S2S83S4SsMoMhFo Fi
FrO|IOCOOACDCDCDCDDQOO00] Fn Fp No VALUE
Toi oSo
rFeliO OO 00 000000000 neta 0 3 # 1.888
Po2 iO © O10)0 O 0:00:06: O10;0+0 hes
DISPLAY PANEL
FIGURE 2.1 - EAI-1000 CONTROL AREAS
il ee ili ss es —_ a a OE ae, Oe td a oe
2.2
2.2.1
2.4
OPERATING INSTRUCTIONS
The EAI 1000 Analog/Hybrid computing system has four (4) MAJOR control
areas. These are illustrated and are:-
2.2.1 Keyboard
2.2.2 Mode Speed
2.2.3 Display of Readout and Overload
2.2.4 Digital Control
The function of these control areas will be discussed next,
Keyboard
The keyboard is divided into six (6) functional areas. The key identity Is as foll-
ows:
Function
(Green) T - Trunks P - Potentiometer
| - Integrator Q -Free Potentiometer
S - Summer Cc -DCA
M — Multiplier F Free Function
A - Analog Switch Plain - Spare (unused)
Numbers
(White) 0-9
Mode.
(Grey) IC - Initial Condition Set mode in Initial Condition
HLD -_ Hold Set mode in Hold
OP — Operate Set mode in Operate
REP - Repetitive Operation - Set mode to repetitive operation
Modify Keys.
(Orange) INC - Increment
DEC - Decrement
FST - Fast
Program Control
(Orange) RST - Reset
CLR - Clear
Pot Set
(Orange) PS - Set Potentiometer
i Ne a re re ee ee ree ee
2.5
Pot Set
(Orange) PS - Set Potentiometer
The operation of the keyboard is traightforward, the Control Operations being:
TO ADDRESS A FUNCTION
1. Depress Function Key, e.g. | (Integrator)
2. Depress the number of the field in which the desired function is located. The
field number is the number of the analog module which is 0 for the top module, 1
for the next lower analog module and 2 for the bottom analog module,
i Depress the number of the function (i.e, the designated number of the function
within the field [e.g. 3]).
The display panel will now display the value of the output of the desired function, )
NOTE: As the 23 TRUNK lines are Universal and appear in the same location on each
analog (or digital) panel, the field address is not required. The following table gives ex-
amples of function addressing. The values shown are hypothetical and depend on the
program under investigation.
Key Depression Display
ist 2nd 3rd Function Field Number Value in
Machine
FN FD NO Units
$*<-1 3 S (Summer) 1 (one) 3 (three) -— .146
EAs46 F (free) 0 (zero) 1 (one) + .020
ih hae 8 P (potentio- 2 (two) 8 (eight) + .600
meter)
ee 3 T (trunks) 1 3 (thirteen) - .810
Q 0 0 Q (free pot- 0 (zero) 0 (zero) + .500
entiometer)
TO SET A POTENTIOMETER (either free or grounded)
ist Key P for grounded potentiometer
OR Q for ungrounded potentiometer
2nd Key Number of field in which desired potentiometer is located
3rd Key Number for potentiometer. The display indicates the value at the output
of the potentiometers.
4th Key Pot Set - HOLD KEY DOWN - The display indicates the ratio or coeffi-
cient of the potentiometer when positive reference is applied. The value
will be positive. Adjust to the required value. Release POT SET key.
2.6
TO CORRECT AN INCORRECT ENTRY
The Clear (CLR) Key, when depressed once, will delete the last instructions entered,
enabling a correct or modified instruction to be entered. For example: Address re-
quired integrator, Field zero, Number 2, instead of number 1 entered. Depress CLR
once, depress Number 2.
If the CLR key is pressed twice, the whole instruction is erased and addressing Is re-
repeated,
The Reset Key
Depression of the Reset Key will halt and restart the entire micro-processor program. All
previously entered instructions are invalidated. The Reset Key may be depressed at
any time. It has no effect on problem solution.
Mode Selection
The four Mode Select keys are independent of all other key groups and any desired
mode state can be selected at any time. Selection of a mode state is by depression of
the appropriate key. The mode control provides a means of controlling the solution of
problems, once scaled and patched, ready to run on the computer.
Initial Condition (I.C.)
All integrators switched to the conditions required at the commencement of the problem
solution. In this condition, signals connected to integration inputs are disconnected.
Operate (OP)
All integrators accept all inputs and integration starts, and continues uniil another con-
dition is selected.
Hold (HLD)
All inputs of ali integrators are removed. All programme variables are held at a constant
value, enabling checking or listing for evaluation.
Repetitive Operation (REP)
In this state, LC. and OP are alternatively selected at a rate determined by the Mode
Range controls,
The Modify Keys
The keys INC and DEC (Increment and Decrement) enable the addressing of functions to
be stepped forward or backwards one ata time. A single depression of the keys will
move the addressing up or down by one position. If either of the keys are held down,
stepping, either up or down, will continue through the total complement of the address-
able machine functions. The Key FST (Fast) is a provision for planned future product
enhancements. In present systems, no increase in increment or decrement rate will
occur if FST is depressed,
i a, TT TO NL SII lH ay SN a aS ar Si
an
2.2.2
rae f
The sequence of addressing of funtions when in the step (or modify) condition is:
Trunks 0 through to 23 followed by
Integrators o ”" ke Se "
Summers o” WSR oes "
Multipliers Ora " 4 # "
Free Function O.. = »" 4 "
Analog Switches O- = ee, Sa w
Grounded Potentiometer ei RS PP Sy
D.C.A.S. (if fitted) o ”" eo. us "
Ungrounded Potentiometers Oo Pe |
NOTE: Where more than one field is fitted, address of each module type is completed
for all fields followed by the next listed module type.
The Set Potentiometer Key
This key is also Independent of all other keys. When depressed, it disconnects the in-
puts of all potentiometers (both P and Q) and connects the analog positive reference
(+1 machine unit) to the potentiometer input. The potentiometers can then be add-
ressed (as previously described) and the coefficient value displayed. Alternatively, the
potentiometer may be adjusted to a desired coefficient setting.
Mode Speed
The mode speed controls are mounted in the R.H.S. of the control front panel. Two
controls are provided:
NOTE
i)
a)
b)
A calibrated 4 position range switch providing four repetitive Operating
Periods of 1 sec, 0.1 sec, 10ms and ims, The fixed I.C. period associated
with each of the above ranges are 0,1sec, 10ms, ims, 0.1ms respectively.
A 10-1 variable control which is operative at all times and modifies the sel-
ected range by up to a factor of 10:1. Thus the maximum Operate Period
in the REP-OP mode is 10 seconds,
The mode control system generates a ramp for driving the X axis of a peri-
pheral plotter or display oscilloscope, This ramp is generated irrespective of
whether or not the REP-OP is selected. When the OPERATE mode is sel-
ected, the ramp will rise at a rate determined by the mode range setting, It
will limit at its full voltage and remain at that voltage until ILC. is selected,
At this time the ramp will decay to zero at a rate determined by the sel-
ected mode range position.
2.8
ii) It must be clearly understood that alteration of the Mode Range Switch in
no way changes the RATE OF PROBLEM SOLUTION, This is determined
by the equations and time scaling of the problem under investigation.
The value of Mode Range Is that it provides a range of time “windows”
through which the problem solution can be evaluated,
2.2.3 The Display Panel
This panel has no controls but provides an information display for the computer.
The panel is in two sections:-
a) Addressed Information
Any required information readout is displayed along with the relevant
addressing details.
The FUNCTION (FN) is indicated by a LED alongside a mnemonic:-
1 - Integrator
S = Summer
M - Multiplier
A - Analog Switch
Y - Grounded Potentiometer
Q - Ungrounded Potentiometer
F - Free Function ;
T - Trunks
Cc - D.C.A.'s (if fitted)
The Field (FD) is indicated by a number 0 - 2, Maximum is 3 analog
fields per console. The NUMBER of the function within its field is indi-
cated by a number 0 - 9.
NOTE The Universal Trunks (T) are not limited to any field anddwhen ad-
dressed , the field display (FD) indicator is utilised to enable display of
Trunks 00 - 23,
As each segment of addressing is completed (e.g. FN, FD, No.), this
information is immediately displayed providing the operator with a check
on the validity of the addressing.
b) Overload Information
Each analog field is provided with 14 overload indicators, These indicate
when function modules are being operated near to their limits of linear
operation. This level is set at 1.1 machine units (i.e. 10% above Refer-
ence level) and applies to both positive and negative values. Three rows
of indicators are provided - one for each field position, The functions
provided with overload indication are:—
Integrators - 4 per field
Summers - 6 per field, including two with store facilities.
}
‘
a a OE
=
PE ag RE ja TY
|
L.
a,
team
me Oe |, OO
is
2.9
Multipliers - 2 per field
Free function - 2 per field
In normal operation, any other function modules overloading will, due to the
programme patching, cause one or more of the above functions to overload.
This will enable rapid location of the programme patching or scaling error,
2.2.4 DIGITAL CONTROL
The digital control panel supplies the control signals necessary for correct operation of
the digital elements.
° L Lo iN! t. e Le
99999999
So S; S2 S3 S, Ss Ss; S,
K.CLOCK SELECT
9 99? REM. | [Ln thy Ane. bhud
CLK: _J_=1 10 1001K 10K rae v
Loc. |
O— 10KHz :
MONO 6) :
~ AKHz ©)
Prior to operation of the digital frame, patch the following with bottle plugs:
1) Select either fixed or variable oscillator and patch to divider,
2) Select and patch desired clock frequency/or range if variable clock has
been selected,
3) Patch CLK to clock bus,
4) Put local/remote time switch to LOCAL.
2.10
On the Digital patch panel, patch:
1) On Clock Control area (CLK CTR):
a) Ato OP
b) AtoR
2) Patch the bus tines:
a) Clock Line CK OUT to CLOCK BUS
b) Reset Line R OUT to R BUS
6 6
BIT o Ere
7 7
1@) Oo 1@) Oo
Gf oA 0M.) sh
CLK
6 _ CTR
@) Oo
\ A R a Oo
ohn 8S. 16
BUS OUT
(@) re) Oo
NB oy {NED
The digital frame is now ready for normal operation with the clock controlled by the
mode control circuits, which are controlling operation of the integrators on the analog
frame(s).
a agi
ee a
ag
a SD
——
li
ss
i OO ae ON
2.3
2.4
2.5
Slave Mode
Two EAI 1000 computers can be slaved together to simulate larger problems.
Slaving is carried out by removing the Dummy slaving plugs and linking the two
computers with a slaving cable.
This procedure effectively transfers operation of the mode control of both comp-
uters to the unit to which the RED coded connector of the slaving cable is
connected. In this condition the keyboard addressing of the two computers re-
mains independent.
The Trunking System
For computers with more than one analog panel, a system of trunking signals is
necessary to convey signals from one field to another without sacrificing the
benefits of the removable patch panel,
24 Universal Trunks (Tg - T23) are provided for this purpose. These lines have
dedicated positions within the system. Thus, Tp is’ a'single trunk or signal path
linking all removable panels, Once one section of a trunk line is used, that part-
icular trunk line must be considered as fully utilised.
Eight trunk lines (Tg - 144 and Top - Tg3) are available on the control panel
providing means of taking signals to and from peripheral devices external to the
EAI 1000. Connections to external devices are made via the external trunk lines
(XT ~ XT >) which link the External trunk patch panel points to the
Slave/Trunk/External connector mounted on the rear of the Control Module.
Trunk Buffer Amplifiers (Optional)
Provision has been made to accommodate a buffer amplifier card holding six (6)
current amplifiers of preset gains. Fig 3 shows the patch point arrangement:
OUT GAIN IN
AMP, O © O--—-—O
amp, O ("OO OoO———O
Amp, O | 1 O Oo———O
Amp, O O O———O
AMP, O O OO
Amp, O O Oo-———-O
2.6
2.7
2.8
2.12
The gain is preset by inserting a gain plug in the appropriate GAIN patch points.
Three preset gain settings are provided with the optional buffer card, These are
unity gain, X2 gain and X% gain. GAIN plugs providing other gain settings are
available on request.
EXTERNAL Plotter and CRT Display
As described in Section 2.4, the external trunk lines provide signal paths from
the control panel patch area to the Slave/Trunk/External connector. Also pro-
vided are lines enabling control of these external devices, These lines are:
A, A For a logic signal commanding the plotter to plot.
RAMP For an analog RAMP signal generated by the Mode Control cir-
cultry and used to provide the horizontal (X) displacement of a
CRT trace or plotter pen.
The signal A provides a logic "0" when the OPERATE mode is selected. The
Ramp signal is positive going 1 to +5V when OPERATE mode is selected. Fig 4
shows these patch points and their function.
System Hold
By applying a logic zero (i.e. connection to DIGITAL ground) to the patch point
HLD (HOLD), all integrators are placed in the HOLD mode (refer Section 3.2). A
signal from the overload section is provided at the OVL (OVERLOAD) patch point
which is a logic zero when any function is in an overload condition. If HLD is
patched to OVL, the problem solution is held or frozen at the instant any module
goes into overload.
Use of Value Display as Voltmeter
To monitor a signal other than a function output (e .g. a signal from a peripheral
device), connect the signal to an unused UNIVERSAL TRUNK line, Address the
TRUNK line as described previously and the signal value is displayed. The read-
out converts to an absolute voltage by multiplying by a factor of 5.
2.13
2.9 Logic Elements
The Control Panel provides basic logic control and monitoring facilities, these
tt te ee
J are:—
2 x LOGIC SWITCHES which provide a logic "1" at So and S, respectively as” :
swe and sw, are depressed.
2 x LOGIC INDICATORS - 2x LED lamps Lo, Ly which are illuminated when
a logic "1" is applied to patch points Lo and Ly, re
q spectively.
;
4 OUT GAIN IN :
| XE@ ro @ @ o——_. [eur el. es, ;
XT @ ame. @ e ° e . E connects to
eh i ag rs a rear connector
| XT. @ auP2 @ | A @ o———-9 @ UT. —@ RANP @ x: i
XT; @ ames @ 8 o———-9 @ UT: ist HOLD OVL f
J XT. @ ame, @ 8 eo—_@: @uT.|/e =H @ Pp — Plot connects tc
XT @ ames @ e 7 = rear connector
, ; a @ ut: | |@ A iy slaeetie ei
Xt @ ; @ UT:. Overload. Output active
. XT @ Universal trunks connecting to trunk] » UT. when overload occurs.
J lines on patch panels. = Z
; Hold Input - active Low pats
connector. integrators into Hold.
A,A Mode Control Signals. Use
as appropriate for plotter pen
lift
: Connecting to rear
FIG. 4
2.14
2.10 SLAVE/TRUNKS/PERIPHERAL CONNECTOR
A single connector (SKU) provides the user with a means of linking the EA! 1000
to external equipment such as displays, plotters, or another EAI 1000 (slaving).
This connector accommodates the following:
FUNCTION NOTES DESIGNATION PIN NO,
External Trunks Terminate On Control XTo 5
Front Panel xT;
XTo
XT3 11
XTy 13
XT5 15
XT¢ 17
XT7 19
Power Power Lines are +15 12,14
protected by a
Switch/Link on the “% 38
Control Board. The +8 6
link must be soldered y
to bring power on to i 20
the connector. +5 30
+ REF 18
~ REF 16
Ground Dig Grd 1, 2,:3,: 45:23,
; 24, 27, 28
Analog Ground Reference - oiee
Analog Ground - 43, 44
For slave mode, make
Link 5 and break Link 6
on slave computer.
| Mode Control from Mode Control A out 35
from Mode Control A out 37
To A and A buses on Ain 40
Analog & Controltrays Ain 41
Plotter/Display Terminate on Front Xx 29
Panel of Control Tray P 31
Ext Hold Active Low Sets Mode - 33
into Hold.
| seer!
lel
ion
lace! —
i, —
—
bo}
|
|
I
cai
External control J ene wate fe leo
peep ioe
signals
TO ANALOG
FIELDS VIA
40 WAY
FLAT STRIP
CABLE
2.15
The XTo_7 lines are unassigned and may be utilised as required. If a slave/trunk
cable (11.19.0001) is used, the lines XTo_7 of the master computer are linked to
lines XTp_7 of the slaved computer. In addition, lines XTg_3 are connected
to Yo_3 lines of the display oscilloscope,
Control of Integrators 1; 2
In each analog field, integrators 14,2 are connected directly to the A & A buses,
By making link changes on the slave/trunk connector, these two integrators can
be controlled by external signals applied to the A & A patch points on the con-
trol front panel.
A and A links are broken on the slave connector. Control signals can then be
patched into A and A patch points on the Control Front Panel, thus providing
signals on the A and A bus lines (Fig. 5).
OUT |
series 3500 ae
SLAVE. CONNECTOR: bom ee Se
A
5
|
Di
Di
a | A
D>
4—
= MODE
| CONTROL
at CONTROL CARD
[ ]
FRONT PANEL
FIG. 5
3.1
CHAPTER: 3
THE ANALOG TRAY
The analog tray comprises 3 main items
tod te te
i - The analog removable patch panel
) ii - The potentiometer panel
iii - The analog P.C. card
The analog P.C. card has no operational controls. For details refer to
maintenance section.
3.1 The Analog Removable Patch Panel
The removable patch panel provides patch points for the function or
computing elements housed on the analog P.C. card.
For the purposes of function description and patching,each functional
element will be treated as a whole.
a ee er a Se |
The functional elements available on each analog patch panel are:
4 integrators with 3 x 1 plus 2 x 10 gain inputs.
6 summers with 3 x 1 plus 2 x 10 gain inputs.
2 4 quadrant multipliers. Bal
2 free functions (optional modules of log/antilog, sin/
cosine, vector, 2-input summer or multiplier or function relay.
0 grounded coefficient potentiometers.
ungrounded coefficient potentiometers.
comparators.
a)
analog switches.
dual input NAND/AND gates.
D Flip-flops.
free diode
24 Universal Trunks
The characteristics and operation of these functional elements will next
be described.
mS R& MO M MP PNP
a2
3.2 INTEGRATORS
PATCH PANEL LAYOUT FUNCTIONAL DIAGRAM
ora oH
eo}, oO grit ato o-
x100
cl |
oP R 1
© a
eo 9 © 10 —— Oo ;
e our 1Oig 2
I | O | OP IR
(Qs ©-
e
©)
Ic
Each Integrator has:
3 Unity gain inputs
10X gain inputs
Real Time (x1) integration rate
2
1 Unity gain initial condition input
1
1
100 x Real Time (x100) integration rate
The component elements determining the function accurance are selected to better
than 0.25%.
For all applications the appropriate feedback path must be patched. This is
shown in the patching diagrams.
Integrators may be set to operate in one of three modes.
a) Initial Condition
In this mode the integrator is internally switched to accept the signal from
the INITIAL CONDITION patch point (IC) The output will set to a value
equal in magnitude, but opposite in sign, to that applied to the IC patch
point.
The facility enables a problem to be programmed with a specific set of
i he
Peed hae
gs SOR i ay ay
ig a ON OL, SC
ag WO |
a
_
3.3
initial conditions. For example - the initial displacement of a pendulum,
or the concentration of a chemical solution.
b) Operate.
In this mode the integration is internally switched to accept signals from
the gain 1 and gain 10 inputs. Rate of integration is selected by patching
from COM to x 1 or x100.
Note: When using the integrator as a summer, OPERATE mode must be selected.
c) Hold
In this mode all inputs are internally disconnected: The output remains
at the value attained prior to the instant of switching to HOLD mode.
The Repetative Operation Mode (REP)
In this mode, Initial Condition and Operate are selected alternately at a rate
preset by the Range and Period Control. (Refer 2.2.2)
This mode is selected in situations where multiple solutions to a problem are
required, enabling adjustment of program parameters for an optimum solution.
External Control of Integrators
Integrators 0 and 3 have their control lines OP & R brought out to the patch panel.
These are normally patched directly to A & A respectively thus bringing
the integrator mode under the control of the Mode Control Circuitry. In certain
applications it is necessary to control the mode of the integrator by separate
logic signals. These may be derived within the EAI-1000 or externally. External
control signals are patched via universal trunk lines or hardwired to the rear
connector SKU.
For control of integrators in this manner, the following truth